Abstract -An MOS ternary-logic family is proposed, which is comprised of a set of inverters, NOR gates, and NAND gates. These gates are used to design basic ternary arithmetic and memory circuits. The circuits thus obtained are then used to synthesize complex ternary arithmetic circuits and shift registers. The ternary circuits developed are shown to have some significant advantages relative to other known ternary circuits like low power dissipation, and reduced propagation delay and component count. For a given dynamic range, the complexity of the new ternary circuits is shown to be comparable to that of corresponding binary circuits. Nevertheless, the associated reduction in the wordlength in the case of the ternary circuits tends to alleviate to a large extent the pin limitation problem associated with VLSI implementation. The paper concludes with an implementation of the cyclic convolution, an application in which a significant advantage can be gained through the use of ternary digital hardware.
T HREE-VALUED, or ternary, logic offers several important advantages over binary logic in the design of digital systems [I] , [2] . For example, more information can be transmitted over a given set of lines or stored for a given register length, the complexity of interconnections can be reduced, reduction in chip area can be achieved, and more efficient error-detection and error-correction codes can be employed. Furthermore, serial and some serial-parallel arithmetic operations can be carried out at higher speeds. Most of these advantages have a direct bearing on the VLSI implementation of digital systems, and as a result several realizations of basic ternary gates have been proposed in the literature [2] [3] [4] [5] [6] [7] . These have been shown to be useful for the design of "ternary computers," for digital filtering [8] , and for various other applications [I] - [9] .
Higucb and Kameyama have shown that the realization of combinational and sequential logic functions is possible using a ternary logic element which they refer to as the T-gate [4] . In addition, they have proposed an implementation of the T-gate using bipolar transistors, and considered its application to the synthesis of combinational as well as sequential logic circuits [5] . Recently, Mouftah and Smith have proposed an alternative implementation of the T-gate using MOS technology [lo] , [Ill. The synthesis of an N-variable combinational logic circuit requires ( 3 N -1)/2 Manuscript received November 1, 1983; revibed April 12, 1984 . This work was supported by the Natural Sciences and Engineering Rcsearch Council of Canada.
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T-gates, as was demonstrated in [4] and [5] and, consequently, the complexity of the logic circuit increases rapidly as the number of variables is increased. This appears to be a major limitation of ternary logic design based on the T-gate.
In this contribution, an alternative ternary logic family is proposed, which can be used in the design of combmational and sequential ternary logic circuits. The new farnily is based on MOS technology and is thus amenable to V LSI implementation. It is comprised of a set of inverters, NOR gates, and NAND gates. These circuits are used to design ternary memory elements and some basic ternary arithmetic circuits like half and full adders, and the one-ltritl multiplier. The circuits thus obtained are then used to synthesize a shift register, an N-trit adder, and an N-4rit multiplier.
The proposed circuits are shown to have some significant advantages relative to other ternary circuits based on the T-gate like low power dissipation, reduced propaga1.ion delay, and also reduced component count.
In order to demonstrate the usefulness of the proposed , ternary circuits, the implementation of cyclic convolution is considered. As is demonstrated in [12] , this is an app'lication where a significant advantage can be gained by using ternary digital hardware, namely, an increased maxinl~um sequence length can be achieved without increasing the complexity of the digital hardware.
The most fundamental building blocks in the design of digital systems are the inverter, NOR gate, and NAND &ate. In this section, new ternary implementations are propo'sed for the inverter, NOR gate, and NAND gate, in which the static power dissipation is low. The logic symbolism assumed is shown in Table I .
A. General Ternary Inverter
A general ternary inverter (GTI) is a device with one input x. and three outputs yo, y,, and y, such that 'A tnt is a ternary digit. Fig. 1 . In the circuit of Fig. l(a) , the output y, is 0 V when both transistors TI and T2 are on. Hence, the total static power dissipation in resistors R, and R 2 is given by Similarly, the static power dissipation will take place in the NTI and PTI circuits when transistor T3 in Fig. l An alternative ST1 circuit in w l c h the power dissipation is very low can be constructed as illustrated in Fig. 2(a) , where transistors T, to T4 are of the following types:
The threshold voltages for enhancement and depletion devices, denoted by VTE and VT,, respectively, are required to satisfy the inequalities and If the above two conditions are satisfied, and the input level in Fig. 2(a) is 0 V, then transistors T, and T4 will be on, but TI and T2 will be off and so PI E 0. On the other hand, if the input level is -Vc,(+ Vcc), then TI and T, (T, and T4) will be on, whereas T2 and T4 (TI and T3) will be off, and again, P, = 0. Therefore, the static power dissipation in the circuit is approximately zero for all possible input levels. Furthermore, the output resistance of the circuit is low for all three output states and, consequently, high speed of operation is expected. NTI and PTI circuits, which have the advantages of the ST1 circuit, can be designed as depicted in Fig. 2(b) and (c). In these circuits, T, and T, are p-channel enhancement, whereas T, and T4 are n-channel enhancement devices. As in the ST1 circuit, the threshold voltages V, , (or A general ternary NOR (GTNOR) is a device with two inputs x,, x, and three outputs yo, y,, and y, such that where z = max(x,, x,) for i = 0, 1 or 2. If the output is taken to be yo, y,, or y,, the device is referred to as a negative ternary NOR (NTNOR), a standard ternary NOR (STNOR), or a positive ternary NOR (PTNOR), respectively.
On the other hand, if z = min(x,, x,) for i = 0 , l or 2, then the GTNOR will function as general ternary NAND (GTNAND) . If the output is taken to be yo, y,, or y,, the device is referred to as a negative ternary NAND (NTNAND), a standard ternary NAND (STNAND), or a positive ternary NAND (PTNAND), respectively. The truth tables for the GTNAND and GTNOR are given in Table II(A) . 
A. Basic Memory Element
In ternary as in binary digital hardware, circuits are required which can serve as memory elements.
Consider the circuit of Fig. 5 , where R , is the lolad resistance at nodes Q and P such that R, > > R,. Now assume that the trigger signal combinations shown in Table  I11 are to be applied to nodes 1 and 2 in turn. If positivegoing signals are applied to nodes I and 2, transistor TI will be turned off and T2 will be turned on. Consequently, negative-going signals will appear at nodes 3 and 4, and T, will be turned on, and T4 will be turned off. As a result positive-going signals will reappear at nodes 1 and 2 and, in effect, the circuit will lock in a stable state with voltage levels at outputs Q and P equal to -V,, and + V,,, respectively, as shown in row 1 of Table 111 . If negativegoing signals are applied to nodes 1 and 2, TI will be turned on and T2 will be turned off. In this case, positivegoing signals will appear at nodes 3 and 4 thereby causing T, to turn off and T4 to turn on. Hence, negative-going signals will reappear at nodes 1 and 2 and thus the circuit will lock in a stable state with the voltage levels at Q and P being equal to + Vcc and -Vc,, respectively, as shown in row 2 of Table 111 . Similarly, if a positive-going signal is applied to node 1 and a negative-going signal is applied to node 2, T, and T, will be turned off, whereas T, and T, will be turned on. In this case a stable state will be achieved with the voltage levels at Q and P being equal to zero, as shown in row 3 of Table 111 . Therefore, by choosing appropriate trigger signals, the circuit of Fig. 5 can be set in any one of three distinct stable states. Furthermore, according to Table 111 that is, complementary outputs can readily be achieved. In effect, the circuit can be used to store one trit, and is the counterpart of the SR flip-flop in binary logic. It can be referred to as the basic ternary memory element (BTME).
B. Delay Ternary Memory Element
A very useful memory element in binary logic is the delay (D) flip-flop. Its action is to record its input upon application of a clock pulse, and it is thus naturally suited for the implementation of shift registers. A corresponding delay ternary memory element (DTME) can be designed by using the BTME described above. The desired transition table, shown as Table IV, can be achieved by driving a BTME by a suitable trigger circuit, as depicted in Fig. 6(a) . If X = 0, the next state of the DTME Q+ is required to be zero, and hence positive-going signals are required at nodes 1 and 2 of the BTME, according to Table 111 . Similarly, if X = l , Q+ = 1, and in this case a positive-going and a negative-going signal are required at nodes 1 and 2 of the BTME, respectively, and so on, as shown in Table IV . An appropriate trigger circuit to generate signals A and B is illustrated in Fig. 6(b) . The function of the clock signal CL is to trigger the DTME, as in the conventional D flip-flop.
IV. BASIC TERNARY ARITHMETIC CIRCUITS
The ternary logic gates of Section I1 can readily be used as building blocks for the construction of basic ternary arithmetic circuits, like the ternary half and full adders. Such circuits can then be used as building blocks for the construction of complex ternary arithmetic circuits.
The implementation of basic ternary arithmetic circuits can be achieved by employing classical methodology to an N-input, M-output, general combinational configuration consisting of N ternary decoders, a colltrol circuit, and M ternary encoders, as depicted in Fig. 7(a) [14] . The ternary decoder is a 1-input, 3-output combinational circuit and its response to an excitation x is given by where k can take values of 0, 1, or 2. The ternary encoder, on the other hand, is a 2-input, 1-output, combinational circuit and its response to excitations A and B is given by
The control circuit is a conventional binary combinational circuit characterized by 2 M switching functions. The decoder can be synthesized by connecting one P'I'I, two NTI's, and one NTNOR, as depicted in Fig. 7(b) . A corresponding implementation due to Mouftah and Smith [lo] can be obtained as illustrated in Fig. 7(c) . An alterna-.tive implementation in which the static power dissipation^ is significantly reduced can be obtained as illustrated in Fig.  7(d) by using the new ternary gates described in Section ][I. Fig. 8 Half adder.
In this circuit, transistors T, and T, form a PTI, T, to T, form two NTI's, and T, to TI, form an NTNOR. The encoder can be implemented as depicted in Fig. 7 (e) by using enhancement MOSFET's whose threshold voltages satisfy the inequality in (7a). The control circuit, on the other hand, can be implemented by realizing the 2 M switching functions by means of standard MOS binary logic gates.
An arbitrary ternary arithmetic circuit can be synthesized by using the following procedure. 1) Dleterrnine the number of decoders and encoders needed.
2) Construct a composite truth table with 3N rows and as many columns as necessary to completely describe all inputs and outputs of the decoders and encoders. List all the possible input combinations for the decoders and the corresponding output combinatioi~s for the encoders.
3) Deduce the input and output combinations of the control circuit. 4) Deduce, minimize, and realize the switching functions of the control circuit. This procedure is used below for the synthesis of a half adder, a full adder, and a 1-trit multiplier.
A. Half Adder
A ternary half adder is a circuit that will add two trits and generate a sum trit and a corresponding carry trit. There are two inputs and two outputs and, consequently, two decoders and two encoders are required. The composite truth table for the circuit can readily be generated as depicted in Table V . By realizing the minimized switching functions and noting that the carry encoder reduces to an STI, the implementation of Fig. 8 can be obtained.
B. Full Adder
A ternary full adder is a circuit that will add two trits and a previous carry trit, and generate a sum trit and a new carry trit. It can be implemented by using two ternary half adders and a binary OR gate by analogy with the classical binary full adder. T h s implementation requires 129 MOSFET components. An alternative and more economical implementation requiring only 108 MOSFET components can be obtained directly by using the above synthesis procedure. 
C. One-Trit Multiplier
A one-trit multiplier is a circuit that will multiply two one-trit numbers and generate the corresponding product, Like the half adder circuit, it requires two decoders and implementation is shown in Fig. 9 .
Fig. 10. Noise margins in ternary logic gates
In binary logic gates two noise margins are defined, one for logic level 0, and one for logic level 1. In ternary logic gates, on the other hand, four noise margins are necessary, one for logic level 0, two for logic level 1, and one for logic level 2. These quantities are denoted by NM,, NM;, NM:, and NM, and are defined as where VIo ( V A ) = maximum gate input which will unambiguously be interpreted by the gate as level O (1) V l , ( V i ) = minimum gate input which will unambiguously be interpreted by the gate as level 2 (1) V,/,,(V&) = maximum voltage which will appear at the gate output when the output is supposed to be at logic level O (1) V,, (V;;) = minimum voltage which will appear at the gate output when the output is supposed to be at logic level 2(1).
The various input and output voltage levels and the corrct:-sponding noise margins are depicted in Fig. 10 . For the ST1 circuit of Fig. 2(a) , the loading effect is negligible since the output resistance is always low and equal to the on resistance of a MOSFET, whereas the input resistance of the circuit is high and equal to the input resistance of 'a MOSFET. In effect
(18)
On the other hand, the input voltages of Fig. 10 A similar analysis can be applied to the NTI and PTI gates of Fig. 2(b) and (c). The circuits described in the preceding sections have The various circuits have been built using MC 4007 and beeb analyzed and evaluated using the circuit analysis MC 14011 discrete transistors, and were then tested to program SPICE. The power dissipation in the proposed study their performance. Typical experimental results for basic gates is very low and much lower than that in the BTME of Fig. 5 , the half adder of Fig. 8 , and the conventional gates, as can be seen in Table VII (A) . In one-trit multiplier of Fig. 9 are presented in Fig. ll(a) to addition, lower rise/fall times can be achieved as is evident (c), respectively, and as seen the desired operation is in Table VII 
VII. N-TRIT ARITHMETIC CIRCUITS
The designs of Sections 111 and IV can now be used for the design of N-trit arithmetic circuits which can in turn be used in the design of ternary arithmetic logic units and computers.
An N-trit register can be obtained by arranging N DTME's in juxtaposition, as depicted in Fig. 12(a) . An N-trit shift register, on the other hand, can be obtained by cascading N DTME's as depicted in Fig. 12(b) .
The design of an N-trit adder follows the classical approach and is illustrated in Fig. 12(c) . It requires one half adder and ( N -1) full adders.
A serial N-trit multiplier can be designed by using the architecture illustrated in Fig. 12(d) . The required components are N one-trit multipliers, N half adders. ( N -1) full adders, one N-trit shift register, and one 2N-trit shift register. A parallel N-trit multiplier, on the other hand, can be designed by using the algorithm given in [15] . Tkus design would require N 2 one-trit multipliers, ( N -1) half adders, and N(N -1) full adders.
VIII. RELATIVE EVALUATION
In this section the proposed circuits are compared first with corresponding designs based on the approach prloposed by Higuchi and Kameyama [4] , [5] with respect to the number of components, propagation delay, and power dissipation; and second with corresponding designs based on binary logic with respect to the hardware complexity.
The T-gate implementation of Mouftah and Smith [1.0] requires 11 MOSFET's and 4 resistors, and if the resistors are replaced by MOSFET's, then the T-gate requires 115 MOSFET's. Consequently, the number of MOSFElYs required by the designs based on the T-gate and the proposed designs can easily be estimated, as shown in columns 2 and 4 of Table VIII, respectively. If the total delay of a circuit is assumed to be proportional to ttie number of levels of propagation, and the delay of each level is r S, then the total propagation delay for the proposed designs and the designs based on the T-gate cijm be estimated as shown in columns 3 and 5 of Table VII[I, respectively. As can be seen, the proposed circuits lead t o1 a significant reduction both in the number of components as well as the total propagation delay. Furthermore, the sta1.i~ power dissipation in the proposed designs is inherently much lower, as was demonstrated earlier and, therefore. a very low delay-power product can be acheved relative iio that in other known ternary designs.
The hardware complexity of the proposed ternary circuits can be compared with the corresponding complexj ty of binary circuits by comparing the number of MOSFE 'I-"S required Table IX for two dynamic ranges. Clearly, the hardware complexity of a ternary parallel multiplier is of the same order as that of an equivalent binary parallel multiplier. In effect, the implementation of a b-bit binary ALU is expected to be of comparable complexity to that of a 0.63b-trit ternary ALU. This reduction in the wordlength would lead to a significant improvement in the speed of operation as well as to a considerable reduction in the pin-limitation problem in the case of a VLSI implementation.
I TERNARY

IX. AN APPLICATION
BINARY
In this section we briefly consider an application in which a significant advantage can be gained by using ternary digital hardware. Number-theoretic transforms (NTT's) play an important role in the computation of the cyclic convolution without roundoff errors. Among these the most promising NTT is the Fermat NTT (FNT). This has been studied and implemented using binary digital hardware in [17] and [18] . It has been shown that in the application of the FNT for the computation of the cyclic convolution, a restriction is imposed on the maximum sequence length by the wordlength used. Consequently, the FNT is restricted to relatively short-sequence lengths or, alternatively, a processor with a very large register length must be employed. An alternative NTT based on ternary arithmetic, which relaxes the restriction on the sequence length imposed by the wordlength, and which can efficiently be implemented by using the proposed ternary hardware, has been described recently in [12] . An implementation of the cyclic convolution based on this NTT is illustrated in Fig. 13 . A low power dissipation MOS ternary logic family has been described, which is comprised of a set of ternary inverters, NOR gates, and NAND gates. These circuits were then used to design basic one-trit arithmetic and memory circuits. The circuits thus obtained were used to synthesize shift registers and N-trit arithmetic circuits.
The proposed designs have a much lower power dissipa-, tion relative to other known ternary circuits reported in the literature and, furthermore, they lead to significant reductions in the component count as well as in the propagation delay.
The proposed ternary circuits have been compared with corresponding binary circuits. It has been found that for a given dynamic range, the hardware complexity of a ternary parallel multiplier is of the same order as that of a binary parallel multiplier. Nevertheless, the reduction in the wordlength in the case of the ternary multiplier can alleviate to a considerable extent the pin-limitation problem associated with VLSI implementation.
Ternary logic offers particular advantages in certain types of digital signal processing applications. For example, an increased maximum sequence length can be achieved by implementing the cyclic convolution through the use of an NTT based on ternary arithmetic. Such an implementation has, to some extent, been considered.
